Abstract: Dual two-level inverter topology is a simple structure capable to produce a multilevel voltage output equivalent to a 3-level inverter. Its modular structure consists of two standard two-level three-phase voltage source inverter (VSI) supplied by one or two dc sources. Known modulations cannot provide arbitrary power sharing between inverters in order to balance their dc voltages in case of two separate dc supplies. This paper proposes a new space vector modulation (SVM) technique for a dual two-level inverter which can provide load control of the two dc sources as well as multilevel voltage output. An original modulation algorithm has been introduced to regulate the dc-link voltages of each VSI according with the requirement of a control system, by means of a specialized space vector modulation. The proposed algorithm has been verified by experimental tests.

Index Terms: Dual two-level inverter, space vector modulation, power sharing, three-level inverter.

I. INTRODUCTION

Multilevel inverters are being increasingly used in high-power medium voltage applications due to their advantages compared to two-level inverters, such as lower common-mode voltage, lower dv/dt, lower harmonics in output voltage and current and reduced voltage on the power switches. Having n-level leg (e.g. for the multi point clamped inverter) a three-phase multilevel inverter provides

\[ p = 2(2n - 1) - 1 = 4n - 3 \]  

(1)

different phase voltage levels for a star-connected load. Although the principle is very simple, the complexity of both the leg hardware and modulation/control algorithms sharply increases with the number of levels. This drawback lead to application of the dual topology, providing the same number of output voltage levels as n-level inverter by using two simpler multilevel inverters (with less levels) [1], [2].

The two inverters are connected "in opposition" at two ends of the load in order to obtain output voltage as a difference of inverter's leg potentials as shown in Fig. 1 for two identical two-level three-phase inverters (m = 2). They will produce:

\[ p = 2(4n - 3) - 1 = 8n - 7 \]  

(2)

different phase voltage levels of output voltage. Comparing (2) with (1) gives m = (n+1)/2, which is significant reduction compared to n. Even for dual two-level inverter (Fig. 1) the saving is significant compared to 3-level, since it means the use of readily available standard two-level inverters. It should be noted that in general two inverters do not have to be necessary equal [3].

The combination of the eight switching configuration for each three-phase inverter yields total 64 switching states. In the case of \( V_H = V_L = V_{dc} \) these switching states correspond to 19 different output voltage vectors, including zero vector, as represented in Fig. 2. The redundancy of switching states responds to a degree of freedom which is useful to develop different modulation strategies, as discussed in Section III. In particular, the output voltage waveform of the converter has up to nine output levels of phase voltage. It represents a viable solution when the three-phase output can be connected in the open-winding configuration, as for transformers and ac motors, and especially when the dc source can be easily split in two insulated supplies, as for batteries and PV panels. Note that the presence of two insulated dc sources prevents the circulation of zero-sequence currents, avoiding the use of an additional homopolar reactor or the application of a modified voltage modulation algorithm which doesn’t produce zero-sequence voltage but leads to lower dc bus voltage utilization [4].

Being the converter supplied by two distinct sources, in several applications it is necessary to regulate the power flow from the two sources. This requirement can be demanded in order to equalize the state of charge of two banks of batteries, or to exploit the different characteristic of two sources, e.g., generators and batteries. A possible approach to achieve the power sharing control is to define the decomposition of the total reference into two collinear vectors [5]:

\[
\begin{align*}
\bar{v}_H^* &= k \bar{v}_L^* \\
\bar{v}_L^* &= (1-k) \bar{v}_H^*
\end{align*}
\]

(3)
as shown in Fig. 3(a). It also provides optimum inverter utilization since the output voltage is maximal [6]. In general, unequal treatment of the two inverters is often useful approach, e.g. in case of completely different sources [7], or in case of a failure [8], making system more fault-tolerant.

![Fig.1 – Dual multilevel inverter with two separate sources](image)
Known modulations for dual inverter presume ideally symmetrical sources and consequently provide a symmetrical power sharing between them. A SVM method to overcome these problems has been presented in [9]. However, it leads to switching sequences difficult to implement on the PWM generation unit of a standard (digital signal processor) DSP. In this paper a new modulation technique is presented, which is able both to perform multilevel operation and to regulate the load power sharing between the two dc sources within each switching period. The proposed modulation provides a simple implementation on a standard PWM generation unit of a DSP.

II. DUAL THREE-PHASE INVERTER MODULATION

With reference to the scheme of Fig.1, using space vector representation, the output voltage vector $\bar{v}$ of the multilevel converter is given by the contribution of the voltage vectors $Hv$ and $Lv$, generated by inverter H and L respectively,

$$\bar{v} = \bar{v}_H + \bar{v}_L,$$  \hspace{1cm} (4)

$$\bar{v}_H = \frac{2}{3}v_H (S_{1H} + S_{2H}e^{j2\pi/3} + S_{3H}e^{j4\pi/3}),$$

$$\bar{v}_L = -\frac{2}{3}v_L (S_{1L} + S_{2L}e^{j2\pi/3} + S_{3L}e^{j4\pi/3}),$$  \hspace{1cm} (5)

where \{S_{1H}, S_{2H}, S_{3H}, S_{1L}, S_{2L}, S_{3L}\} = \{0, 1\} are the switch states of the inverter legs.

Load voltages can be expressed analogously as for single three-phase inverter [10]:

$$v_1 = \frac{2}{3}(S_{1H} - S_{1L}) - (S_{2H} - S_{2L}) - (S_{3H} - S_{3L}),$$

$$v_2 = \frac{2}{3}(S_{1H} - S_{1L}) - (S_{2H} - S_{2L}) + (S_{3H} - S_{3L}),$$

$$v_3 = \frac{2}{3}(S_{1H} - S_{1L}) + (S_{2H} - S_{2L}) - (S_{3H} - S_{3L}),$$  \hspace{1cm} (6)

In what follows SVM approach will be used as an insightful method for the analysis. Due to the hexagon symmetry (Fig.2), the analysis can be restricted to the one of the six big sectors (i.e., OAB in Fig. 2), similarly to the case of standard three-phase SVM algorithm. Furthermore, the big triangle OAB is divided in four identical equilateral triangles denoted OCD (inner), CDE (intermediate), ACE and BDE (outers), as shown in Fig. 3. The voltage reference vector $\bar{v}^*$ lays in one of these triangles, leading to the four homonymous cases. Using space vector modulation principle (Fig. 4), references $\bar{v}_H^*$ and $\bar{v}_L^*$ can be generated by selecting adjacent vectors $\bar{v}_{ah}$, $\bar{v}_{bh}$, $\bar{v}_{ad}$ and $\bar{v}_{bd}$, respectively.

The switch configurations corresponding to selected vectors cannot be applied in an arbitrary sequence if proper multilevel voltage waveform is desired, i.e., the reference voltage $\bar{v}^*$ should be generated by using the nearest three vectors approach (NTV) [11]. Furthermore, the PWM generation unit of the DSP allows up to two commutations for each inverter leg.

A. Independent modulation

Rewriting (6) as:

$$v_1 = \frac{2}{3}v_{AN} - v_{BN} - v_{CN} - \frac{2}{3}v_{DM} - v_{EM} - v_{FM},$$

$$v_2 = \frac{2}{3}v_{AN} + \frac{2}{3}v_{BN} - v_{CN} - \frac{2}{3}v_{DM} + 2v_{EM} - v_{FM},$$

$$v_3 = \frac{2}{3}v_{AN} + v_{BN} + \frac{2}{3}v_{CN} - \frac{2}{3}v_{DM} - v_{EM} + 2v_{FM},$$  \hspace{1cm} (7)

yields that output voltage of a dual inverter can be obtained as difference of phase-to-neutral voltages produced by two three-phase inverters separately. Here the two inverters can be modulated by any of

![Fig.2 – Dual inverter voltage vector plot for $V_H = V_L = V_{dc}$.](image1)

![Fig.3 – Power sharing capability collinear reference vectors (left) in contrast to general case (right).](image2)

![Fig.4 – Vectors $\bar{v}_H^*$ and $\bar{v}_L^*$ of the single inverters generated using the two adjacent active vectors.](image3)
known modulation techniques, e.g. popular SVM with equal zero vector placement or a carrier-based (CB) equivalent. The voltage references can be given independently regarding both amplitude and phase (within available dc voltage limits). This approach has been proposed for automotive applications [6], [7]. Benefits of the method are simple modulation and direct power sharing capability. The disadvantage is improper multilevel waveform depicted in Fig. 5, showing large voltage excursion from maximal to minimal voltage levels.

B. Sine-Sawtooth modulation

Historically, this was the first proposed CB modulation [2]. Based on (6), it uses the same reference for the inverter L but applying opposite modulation logic. Due to the sawtooth carrier all three legs of each inverter commutate simultaneously at the end of the switching period, which is unacceptable and therefore will not be considered further.

C. Sine-Triangle modulation

Another CB algorithm is a sine-triangle modulation adopted from the “phase opposition disposition” approach used for traditional 3-level inverters [11], which can be easily extended to dual inverter configuration. Using (6), the simplest multilevel modulation would be discontinuous modulation treating separately three pairs of legs. For positive values of \( v_1^* \) the reference for the single inverters H and L are \( v_1^*_H = v_1^* \) and \( v_1^*_L = 0 \), respectively, whereas for negative values it will be the opposite: \( v_1^*_H = 0 \) and \( v_1^*_L = -v_1^* \). The modulation can be achieved by using common triangular carrier and references

\[
\begin{align*}
  v_1^*_H &= mV_{dc} \cos \theta - V_{dc}/2 \\
  v_1^*_L &= mV_{dc} \cos (\theta - \pi) - V_{dc}/2 
\end{align*}
\]

as illustrated in Fig.6, taking in account that for the inverter L modulation logic has to be opposite to provide corresponding negative values. The resulting proper multilevel output voltage is depicted in Fig. 7. The switching pattern during one switching period for \( v_1^* \) inside OCD triangle has been illustrated in Fig. 8. Note that one of the inverter H applies all three NTVs \( (v_{adH}, v_{bdH}, v_{cdH}) \), while the other uses just two of them \( (v_{adL}, v_{cdL}) \). Yields that period-averaged vectors \( \bar{V}_H \) and \( \bar{V}_L \) cannot be collinear, a case illustrated in Fig. 3(b). In Sect. III will be shown that the omission of the one of the active vector is actually stipulated by the demand of proper multilevel waveform.

D. Discrete SVM

In order to treat dual inverter with well-known single inverter modulation the application of only one vector for one of the inverters during the switching period have been proposed in [12]. The remaining part of the total reference is provided by the other inverter using standard SVM. Then in the following switching period the roles of the inverters are interchanged to achieve symmetrical loading. The period-averaged vectors \( \bar{V}_H \) and \( \bar{V}_L \) produced by inverters H and L are not collinear, which makes the modulation inapplicable for applications demanding power sharing control.
E. SVM with power sharing capability

A SVM method providing power sharing has been presented in [5], [9]. However, it leads to switching sequences difficult to implement on the standard PWM generation unit of a DSP, possessing a unique carrier for all three phases. For this reason, a modified SVM algorithm, more suitable to be implemented on standard DSP is presented in the following section.

III. PROPOSED MODULATION

Having the inverter reference voltages $v_H^*$ and $v_L^*$ determined by the control system, the modulation algorithm must ensure their application to the load.

A. Calculation of the vector application times

Referred to Figs. 3 and 4, the application times of active vectors can be calculated as:

$$
egin{align*}
  t_{aH} &= \frac{3v_{al}}{2V_d} - \frac{\sqrt{3}v_{bl}}{2V_d} T_S, \\
  t_{aL} &= \frac{3v_{al}}{2V_d} - \frac{\sqrt{3}v_{bl}}{2V_d} T_S \\
  t_{bH} &= \frac{\sqrt{3}v_{bl}}{V_d} T_S, \\
  t_{bL} &= \frac{\sqrt{3}v_{bl}}{V_d} T_S
\end{align*}
$$

being $v_H^* = \frac{v_{al}^* + jv_{bl}^*}{2}$, $v_L^* = \frac{v_{al}^* + jv_{bl}^*}{2}$, and $T_S$ the switching period. The remaining application times of null vectors are:

$$
egin{align*}
  t_{aH} &= T_S - t_{aH} - t_{bH}, \\
  t_{aL} &= T_S - t_{aL} - t_{bL}
\end{align*}
$$

B. Determination of the switching sequence

As stated before, in order to determine the switching sequence, the four relevant cases will be examined.

**Triangle OCD**: For the inner triangle the NTV are $v_O$, $v_C$, and $v_D$ which can be obtained by the following combinations of voltage vectors selected for the two inverters: ($v_{al}$, $v_{al}$), ($v_{al}$, $v_{al}$) and ($v_{al}$, $v_{al}$), ($v_{bl}$, $v_{al}$) and ($v_{al}$, $v_{al}$), respectively. By using these combinations, since $v^* = v_H^* + v_L^*$ is inside the inner triangle, for any value of $v_H^*$ and $v_L^*$ the total application time of active vectors is (Fig. 3)

$$
  t_{aH} + t_{bH} + t_{aL} + t_{bL} \leq T_S
$$

By combining (11) with (10) yields

$$
  t_{aH} + t_{aL} \geq T_S
$$

Equation (13) provides a criterion for the identification of the outer triangle ACE. Also in this case, the voltage vector combinations can be arranged within the switching period to obtain a switching sequence suitable for the implementation in PWM generation unit of a standard DSP, as represented in Fig. 3. In the figure is emphasized the overlap between the two null vectors ($\bar{v}_{al}$ and $\bar{v}_{al}$), provided by (12), which allows the generation of $v^*$ only by vectors $v_O$, $v_C$, and $v_D$. The proposed switching sequence belongs to symmetrical and discontinuous modulation. A continuous modulation can be easily obtained by introducing the null vector $v_o$ in the middle and at the ends of the switching period.

**Triangle AEC**: For the first outer triangle the NTV are $v_A$, $v_C$, and $v_E$, which can be composed by the combinations: ($v_{al}$, $v_{al}$) and ($v_{al}$, $v_{al}$), ($v_{al}$, $v_{al}$), ($v_{al}$, $v_{al}$), respectively. Since $v^*$ lies inside the triangle ACE its component along $v^*_H$ is bigger than $|v_{al}|$ (Fig. 3). Similarly to the previous case, this consideration leads to

$$
  t_{aH} + t_{aL} \geq T_S
$$

Equation (13) provides a criterion for the identification of the outer triangle ACE. Also in this case, the voltage vector combinations can be arranged within the switching period to obtain a switching sequence suitable for the implementation in PWM generation unit of a standard DSP, as represented in Fig. 9(b). In the figure is emphasized the overlap between the two active vectors ($\bar{v}_{al}$ and $\bar{v}_{al}$), provided by (14), which allows the generation of $v^*$ only by vectors $v_A$, $v_C$, and $v_E$. Note that, as in the previous case of the inner triangle, the proposed sequence leads to symmetrical and discontinuous modulation.

**Triangle BDE**: For the second outer triangle the NTV are $v_E$, $v_O$, and $v_E$. Due to the symmetry of outer triangles ACE and BDE, this case can be treated as the previous one, involving vectors $v_{bl}$ and $v_{bl}$ in-
stead of $\bar{v}_{ad}$ and $\bar{v}_{bd}$, respectively, leading to

$$t_{bH} + t_{bd} \geq T_S . \quad (14)$$

Similarly, (14) provides a criterion for the identification. The proposed switching sequence is shown in Fig. 9(c).

**Triangle CDE:** For the intermediate triangle the NTV are $\bar{v}_C$, $\bar{v}_D$, and $\bar{v}_E$, which can be generated by the combinations: $(\bar{v}_{ad}, \bar{v}_{bd})$ and $(\bar{v}_{sh}, \bar{v}_{dl})$, $(\bar{v}_{ad}, \bar{v}_{bd})$, $(\bar{v}_{ad}, \bar{v}_{bd})$, and $(\bar{v}_{sh}, \bar{v}_{dl})$, respectively. The following three conditions define the triangle CDE:

$$t_{ad} + t_{bd} \leq T_S \quad \text{(outside OCD)}, \quad (15)$$
$$t_{ad} + t_{bd} \leq T_S \quad \text{(outside ACE)}, \quad (16)$$
$$t_{bH} + t_{bd} \leq T_S \quad \text{(outside BDE)}. \quad (17)$$

The presence of three simultaneous conditions (15)-(17) makes this case the most complex among the four considered cases.

The proposed switching sequence, suitable for the implementation on a standard DSP is shown in Fig. 9(d). The parameter $t_x$ (denoted with grey) stands for a degree of freedom which determines the relative position of the switching sequence of the one inverter with respect to the other. I.e., one of the sequences can be translated by the time interval $t_x$. A similar degree of freedom is present also in the previous three cases (grey intervals in Fig. 9(a)-9(c)). Since application times are given by (9)-(10), the remaining step is to choose the value for interval $t_x$ which completely determines the requirements for the DSP implementation. In particular, for the existence of all the vector combinations shown in Fig. 9(d), $t_x$ has to satisfy the following constraints:

$$t_x \geq 0 \quad (18)$$
$$t_x \geq t_{ad} - t_{bd} \quad (19)$$
$$t_x \geq t_{ad} - t_{bd} \quad (20)$$
$$t_x \leq t_{ad} \quad (21)$$
$$t_x \leq t_{ad} - t_{bd} \quad (22)$$
$$t_x \leq t_{ad} \quad (23)$$

A detailed derivation of inequalities (18)-(23) is presented in the Appendix, together with the proof that a solution always exists.

The drawback of the proposed sequence is a si-
multaneous commutation of two legs for both inverters H and L. It is possible to overcome this disadvantage by introducing the additional vectors $\bar{v}_{el}$, $\bar{v}_{cl}$, $\bar{v}_{hl}$, and $\bar{v}_{ll}$ (depicted in Fig. 10) in the space vector decomposition (Fig. 4). Which of the two pairs will be included in switching sequence depends on the position of $\pi^*$ in respect to OE (Fig. 2). If the reference is in the "lower" subtriangle (closer to A) $\bar{v}_{el}$ and $\bar{v}_{cl}$ are applied, otherwise $\bar{v}_{hl}$ and $\bar{v}_{ll}$. In following the first pair will be examined in details, and the analysis can be repeated in a similar manner for the second.

The application time $t_c$ of the new vector is introduced at the expense of $t_{ahl}$ and $t_{bl}$, and it presents a degree of freedom. It adds two new vector combinations ($\bar{v}_{el}$, $\bar{v}_{al}$) and ($\bar{v}_{hl}$, $\bar{v}_{al}$) equivalent to already present ($\bar{v}_{el}$, $\bar{v}_{ad}$) and ($\bar{v}_{ahl}$, $\bar{v}_{al}$), as can be seen in Fig. 10. From equation

$$v_{el} = v_{ahl} - v_{hl},$$
$$v_{cl} = v_{ahl} - v_{ll}.$$  \hspace{1cm} (24)

yields that $t_{ahl}$ and $t_{bl}$ should be increased for an amount of $t_c$, whereas $t_{ahl}$ and $t_{bl}$, should be decreased:

$$t_{ahl}' = t_{ahl} + t_c, t_{bl}' = t_{bl} + t_c$$
$$t_{ahl}' = t_{ahl} - t_c, t_{bl}' = t_{bl} - t_c$$
$$t_{ahl}' = t_{ahl} - t_c, t_{bl}' = t_{bl} + t_c.$$  \hspace{1cm} (25)

where the corresponding application times of the vectors $v_{ahl}$, $v_{ahl}$, $v_{ahl}$, and $v_{ahl}$, $v_{ahl}$, $v_{ahl}$ are now denoted as $t_{ahl}'$, $t_{ahl}'$, $t_{ahl}'$, and $t_{ahl}'$, $t_{ahl}'$, $t_{ahl}'$, respectively. From (25) arises:

$$t_c \leq \min\{t_{ahl}', t_{ahl}', t_{ahl}', t_{ahl}'\}.$$  \hspace{1cm} (26)

The proposed asymmetrical switching sequence is shown in Fig. 11, with all time intervals calculated in Appendix. Similarly as for the previously proposed switching sequence the parameter $k_{ahl}$ stands for a degree of freedom which determines the relative position of the one inverter switching sequence to the other, i.e., one of the sequences can be translated regarding the other for the time interval $k_{ahl} t_{ahl}$. Applying similar analysis as in previous case yields condition:

$$t_{bl} \leq k_{ahl} t_{ahl} \leq t_{ahl} - t_{al}.$$  \hspace{1cm} (27)

A detailed derivation of (27) is presented in the Appendix, together with the proof that a solution exists.

The proposed switching sequence is discontinuous, as in previous cases, but it does not contain a simultaneous commutation of two legs as in previous case. Despite of the asymmetric distribution of pulses within the switching period, the proposed modulation can be implemented on the PWM generation unit of a standard DSP, as proved by the experimental tests.

IV. EXPERIMENTAL RESULTS

The proposed modulation is implemented in TMS320F2812 DSP, equipped with two separate three-phase PWM units and a 150 MHz timer. Then, the DSP is capable to modulate two inverters. The experimental setup is shown in Fig. 12.

The experiment has been done for modulation index $m = 0.75$ and for both symmetrical ($k = 0.5$) and asymmetrical ($k = 0.65$) inverter’s power sharing, with results presented in Fig. 13. Each PWM waveform is shown together with its fundamental component obtained by the low-pass filter. Figures 13(a) and 13(c) show individual phase voltages for each in-
verter. It can be noticed that voltages are in phase opposition in order to achieve maximum voltage utilization, as specified by (3) and (4). Figures 13(b) and 13(d) show corresponding total output voltages containing maximum nine output voltage levels, followed by its fundamental component. Note that in two cases both output voltages provide equal fundamental component, only individual inverters provide different voltage share.

V. CONCLUSION

A multilevel converter topology consisting of two insulated dc supplies and a dual two-level inverter feeding a three-phase load with open-end windings has been analyzed in this paper. The dc supplies insulation allows full dc bus utilization and avoids common mode currents without the need of a common mode reactor. The paper has been focused on the development of a modulation strategy able to regulate the power sharing between the dc sources and on the determination of a correct switching sequence for the two inverters. It has been shown that an unbalanced power sharing between the two inverters is possible.

A switching sequence has been proposed which ensures the correct multilevel operation and the possibility to limit the number of simultaneous commutations to one. The experimental tests confirm the effectiveness of the proposed modulation strategy.

APPENDIX

INEQUALITIES FOR INTERMEDIATE TRIANGLE

The following inequalities need to be satisfied in order to prove the existence of time intervals for all vector combinations shown in Fig. 9(d). Starting from left-side of switching period inequalities are:

- \((a_{HF}, o_{LV}) \leftrightarrow v_C:\)
  \(t_x / 2 \geq 0,\) (A1)

- \((a_{HF}, b_{LV}) \leftrightarrow v_E:\)
  
  \[\left( t_{HF} - t_x / 2 \right) - t_x / 2 \geq 0\] (A2)

- \((o_{HF}, b_{LV}) \leftrightarrow v_D:\)
  
  \[\left( t_x / 2 + t_{HL} \right) - \left( t_{HF} - t_x / 2 \right) \geq 0\] (A3)

- \((o_{HF}, a_{LV}) \leftrightarrow v_C:\)
  
  \[\left( t_{HF} - t_x / 2 + t_{HL} \right) - \left( t_{HF} + t_x / 2 \right) \geq 0\] (A4)

leading to (20);

- \((b_{HF}, a_{LV}) \leftrightarrow v_E:\)
  
  \[\left( t_{HF} + t_x / 2 \right) - \left( t_{HL} - t_x / 2 \right) \geq 0\] (A5)
leading to (23).

On the basis of (18)-(23), the solution for $t_\ell$ exists if the following condition is satisfied

$$
\max\{0, t_{all}-t_{bd}, t_{alh}-t_{bd}\} \leq \min\{t_{all}, T_s-t_{bd}, t_{al}\}
$$

(A7)

Inequality (A7) can be proved by verifying, one by one, the nine possible combinations of (18)-(20) and (21)-(23). For this purpose, (11) and (16)-(18) must be applied. As an example, for pair (20) and (21) is

$$
t_{al} - t_{bd} \leq t_{all}.
$$

(A8)

By introducing (11) in (A8) yields

$$
t_{al} \leq T_s - t_{all}.
$$

(A9)

which is proved by (165). A similar procedure can be used for the remaining combinations.

The following inequalities need to be satisfied in order to prove the existence of time intervals for two "critical" vector combinations shown in Fig. 11. (denoted with grey)

• $(v_{bd}, v_{ad}) \leftrightarrow v_E$:

$$
(t_{al} - t_{x} / 2) - t_{x} / 2 \geq 0
$$

(A6)

leading to (23).

By introducing (12) in (A8) yields

$$
t_{al} \leq T_s - t_{off}.
$$

(A13)

which is proved by (15).

REFERENCES


Gabriele Grandi He became a Research Associate with the Department of Electrical Engineering, University of Bologna, in 1995. Since 2005, he has been an Associate Professor in the same Department. His main research interests are focused on power electronic circuits and power electronic converters for renewable energy sources.

Darko Ostojic He was with the Department of Electrical Engineering, University of Novi Sad, from 2002 to 2006 as a Research Assistant. He has been working toward the Ph.D. degree at the Department of Electrical Engineering, University of Bologna. His main research interest is in the area of power electronics.