Multilevel Operation of a Dual Two-Level Inverter with Power Balancing Capability

Gabriele Grandi, Member, IEEE, Claudio Rossi, Alberto Lega, Domenico Casadei, Senior Membrer, IEEE

Department of Electrical Engineering Alma Mater Studiorum – University of Bologna viale Risorgimento 2, 40136 – Bologna, Italy

Abstract—A multilevel converter topology feeding three-phase open-end winding loads is considered in this paper. The scheme is based on two insulated dc supplies, each one feeding a standard two-level, three-phase inverter. A three-phase six-wire load is connected across the output terminals. A new modulation technique able to regulate the sharing of the output power between the two dc sources within each switching cycle is presented. The performance of the whole system has been verified by numerical simulations and experimental tests.

Index Terms—Multilevel converter, dual two-level inverter, space vector modulation strategy, power sharing, voltage source inverter.

I. INTRODUCTION

There are at least two applications in transport where the capability to supplying an electric motor by using two separate sources could be of a great interest in a near future. The first one concerns battery powered electric vehicles. The second one is related to hybrid thermal-electric powertrains which are under development for both vehicle traction and ship propulsion.

The battery powered electric vehicles such as electric fork lift trucks and industrial trucks in the power rating lower than 20kW represents more than 50% of the market and are frequently preferred to thermal engine vehicles for the undeniable economical and environmental advantages inherent in the electric traction.

In modern battery powered industrial electric vehicles the



Fig. 1. Basic scheme of the battery powered electric system.

standard solution for the traction system is given by a twolevel inverter feeding a three phase induction motor. The inverter is supplied by a bank of standard lead acid batteries, often at very low voltage (<100V) for safety reason. With this solution, it is quite difficult to realize an ac drive for a power rating higher than 20 kW, due to the high cost of the resulting high-current semiconductor power switches of the inverter. This problem limits the expansion of ac/drive and consequently the penetration of electric vehicles on this market.

Several solutions have been proposed in order to reduce the current rating of the power switches. The six-phase machine supplied by a six-phase inverter [1]-[4] allows to size the power switches at half the rated current of an equivalent three-phase scheme, but requires the realization of a six-phase machine. The multi-phase drive solution with 7 or more phases further reduces the power sizing of the converter legs, increase the reliability of the drive, but requires special machine design and complex control hardware [5].

An interesting solution is given by the use of a multilevel inverter, which can be realized with semiconductor devices having a voltage rating that is lower than the voltage applied to the motor. Several topologies of multilevel converters have been presented for low voltage applications [6]-[8]. Among these, the cascaded converter configuration called 'dual twolevel inverter' can be conveniently used with a battery supply, due to the simplicity to obtain two electrically separated dc sources [9],[10]. The scheme of this multilevel converter applied to a battery supply system is given in Fig. 1. An important feature of the dual two-level inverter that will be presented



Fig. 2. Basic scheme of the diesel-electric propulsion system.

in this paper is the capability to regulate the power sharing between the two sources yielding to an optimal control of the charge level of the two battery packs.

The second application regards hybrid powertrains. Nowadays, hybrid power trains in series configuration are developed for the thermal-electric traction system of heavy vehicles (industrial vehicles, trains, buses, etc..) and for the thermal electric propulsion system of ships.

An attractive solution for hybrid powertrains could be realized by using the dual two-level inverter as it is represented in Fig. 2. This scheme is based on the use of two diesel-generator units supplying the two inputs of the dual two-level inverter connected to the motor. In this system, the two generating units are controlled in order to operate always with the best efficiency with respect to the power demanded by the electric motor connected to the vehicle wheels or to the ship screw. This is made possible by using the dual two-level inverter controlled with the proposed modulating strategy, because it allows to regulate the power sharing between the two sources. A very interesting characteristic of this system is the capability to operate at high efficiency in the low power range (less than 50%). In fact, the multilevel converter can be supplied from only one side, keeping off one diesel engine. This working condition yields to a reduced fuel consumption.

II. MULTILEVEL MODULATION STRATEGY

With reference to the scheme of Fig. 3, using space vector representation, the output voltage vector \overline{v} of the multilevel converter is given by the contribution of the voltage vectors \overline{v}_H and \overline{v}_L , generated by inverter *H* and inverter *L*, respectively:

$$\overline{v} = \overline{v}_H + \overline{v}_L \quad . \tag{1}$$



Fig. 3. Electric scheme of the multilevel converter.

The voltages \overline{v}_H and \overline{v}_L can be expressed on the basis of the dc-link voltages and the switch states of the inverter legs. Assuming $E_H = E_L = E$ leads to:

$$\overline{v}_{H} = \frac{2}{3} E \left(S_{1H} + S_{2H} e^{j\frac{2}{3}\pi} + S_{3H} e^{j\frac{4}{3}\pi} \right), \text{ and}$$
$$\overline{v}_{L} = -\frac{2}{3} E \left(S_{1L} + S_{2L} e^{j\frac{2}{3}\pi} + S_{3L} e^{j\frac{4}{3}\pi} \right), \quad (2)$$

where $\{S_{1H}, S_{2H}, S_{3H}, S_{1L}, S_{2L}, S_{3L}\} = \{0, 1\}$ are the switch states of the inverters legs.

The combination of the eight switch configurations for each inverter yields 64 possible switches states for the whole multilevel converter, corresponding to 18 different output voltage vectors and a null vector, as represented in Fig. 4. By using the SVM technique, these voltage vectors can be combined to obtain any output voltage vector lying inside the outer hexagon, having a side of 4/3 E. In particular, with reference to sinusoidal steady state, the maximum magnitude of the output voltage vector is $2/\sqrt{3} E$ (i.e., the radius of the inscribed circle).

The outer hexagon is composed by 24 identical triangles. For symmetry reasons, only three different regions can be identified. As shown in Fig. 5 (a), there are 6 inner triangles (region \mathbb{O} - dashed), 6 intermediate triangles (region \mathbb{Q} - white), and 12 outer triangles (region \mathbb{G} - dotted).

In a multilevel inverter the output voltage vector is synthesized by modulating three adjacent vectors corresponding to the vertices of the triangle where the output voltage vector lies. It means that, in each region and within each switching period, \overline{v} is synthesized by using the vectors $\overline{v}_A, \overline{v}_B, \overline{v}_C$, as represented in Fig. 5 (b) for the three types of triangles.

Considering the standard SVM technique, \overline{v} is obtained on the basis of the duty cycles μ , λ , γ :



Fig. 4. Output voltage vectors of the multilevel converter.



Fig. 5. (a) Highlight of the triangles in the three different regions ①, ②, and ③;
(b) Vector composition to obtain the output voltage in the three different regions.

$$\overline{v} = \mu \, \overline{v}_A + \lambda \, \overline{v}_B + \gamma \, \overline{v}_C \,. \tag{3}$$

where the duty cycle μ , λ , γ can be determined as

$$\mu = \frac{(\overline{v} - \overline{v}_C) \cdot j(\overline{v}_B - \overline{v}_C)}{(\overline{v}_A - \overline{v}_C) \cdot j(\overline{v}_B - \overline{v}_C)}$$

$$\lambda = -\frac{(\overline{v} - \overline{v}_C) \cdot j(\overline{v}_A - \overline{v}_C)}{(\overline{v}_A - \overline{v}_C) \cdot j(\overline{v}_B - \overline{v}_C)} \qquad (4)$$

$$\gamma = 1 - (\mu + \lambda) = 1 - \frac{(\overline{v} - \overline{v}_C) \cdot j(\overline{v}_B - \overline{v}_A)}{(\overline{v}_A - \overline{v}_C) \cdot j(\overline{v}_B - \overline{v}_C)}$$

III. REGULATION OF THE POWER SHARING

A novel modulation technique, able to share the output power *p* between the two dc sources, is considered in this section. Introducing the power ratio *k* and imposing the inverter voltage vectors \overline{v}_H , \overline{v}_L to be in phase with the output voltage vector \overline{v} , leads to the following equations (average values over a switching period):

$$\begin{cases} \overline{v}_{H} = k \, \overline{v} \\ \overline{v}_{L} = (1 - k) \overline{v} \end{cases} \begin{cases} p_{H} = \frac{3}{2} \, \overline{v}_{H} \cdot \overline{i} = k \cdot p \\ p_{L} = \frac{3}{2} \, \overline{v}_{L} \cdot \overline{i} = (1 - k) \cdot p \end{cases}$$
(5)

In order to synthesize an output vector \overline{v} , the two inverters must generate the corresponding fraction of \overline{v} by applying only their active vectors $\overline{v}_{\alpha}, \overline{v}_{\beta}$ and null vector. Being \overline{v}_H and \overline{v}_L in phase, they lay in the same sector and can be synthesized using the same adjacent active vectors $\overline{v}_{\alpha}, \overline{v}_{\beta}$, as shown in Fig. 6. Then, the voltage generated by the two inverters are:

$$\begin{cases} \overline{v}_H = \mu_H \, \overline{v}_\alpha + \lambda_H \, \overline{v}_\beta \\ \overline{v}_L = \mu_L \, \overline{v}_\alpha + \lambda_L \, \overline{v}_\beta \end{cases}.$$
(6)

In (6) the duty cycles μ_H , λ_H , γ_H , represent the application time of active vectors \bar{v}_{α} , \bar{v}_{β} and null vector, respectively, for inverter *H*, whereas the duty cycles, μ_L , λ_L , γ_L , represent the application time of active vectors \bar{v}_{α} , \bar{v}_{β} and null vector, respectively, for inverter *L*.

By using standard SVM equations, the duty-cycles of inverters H and L can be calculated as:

$$\begin{pmatrix}
\mu_{H} = \frac{\overline{v}_{H} \cdot j \overline{v}_{\beta}}{\overline{v}_{\alpha} \cdot j \overline{v}_{\beta}} \lambda_{H} = -\frac{\overline{v}_{H} \cdot j \overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j \overline{v}_{\beta}}, \\
\lambda_{H} = -\frac{\overline{v}_{H} \cdot j \overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j \overline{v}_{\beta}}, \quad \gamma_{H} = 1 - (\mu_{H} + \lambda_{H}),
\end{cases}$$
(7)

$$\begin{cases} \mu_{L} = \frac{\overline{v}_{L} \cdot j \overline{v}_{\beta}}{\overline{v}_{\alpha} \cdot j \overline{v}_{\beta}} \\ \lambda_{L} = -\frac{\overline{v}_{L} \cdot j \overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j \overline{v}_{\beta}} , \ \gamma_{L} = 1 - (\mu_{L} + \lambda_{L}) \end{cases}$$

$$(8)$$



Fig. 6. Voltage vectors \overline{v}_H and \overline{v}_L generated by using the same two adjacent active vectors $\overline{v}_{\alpha}, \overline{v}_{\beta}$.

IV. DETERMINATION OF THE OPERATING LIMITS

The constrains of the duty-cycles expressed by (8) are

$$\begin{cases} \mu_H \ge 0 & \\ \lambda_H \ge 0 & , \\ \mu_H + \lambda_H \le 1 & \\ \end{pmatrix} \begin{pmatrix} \mu_L \ge 0 & \\ \lambda_L \ge 0 & . \\ \mu_L + \lambda_L \le 1 & \\ \end{pmatrix}$$
(9)

These constrains introduce a limit in the range of variation of the power ratio k. In particular, the range of variation of k can be evaluated as a function of the desired output vector \overline{v} . Introducing in (9) the expressions (8) of duty cycles, and representing \overline{v}_H and \overline{v}_L in terms of k by (5), leads to

$$\begin{cases} \frac{k\overline{v} \cdot j\overline{v}_{\beta}}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \ge 0 \\ -\frac{k\overline{v} \cdot j\overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \ge 0 \\ \frac{k\overline{v} \cdot j(\overline{v}_{\beta} - \overline{v}_{\alpha})}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \le 1 \end{cases} \begin{cases} \frac{(1-k)\overline{v} \cdot j\overline{v}_{\beta}}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \ge 0 \\ -\frac{(1-k)\overline{v} \cdot j\overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \ge 0 \\ \frac{(1-k)\overline{v} \cdot j\overline{v}_{\alpha}}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \ge 0 \\ \frac{(1-k)\overline{v} \cdot j(\overline{v}_{\beta} - \overline{v}_{\alpha})}{\overline{v}_{\alpha} \cdot j\overline{v}_{\beta}} \le 1 \end{cases}$$
(10)

Assuming sinusoidal output voltages $(\overline{v} = Ve^{j\vartheta})$, and the modulation index *m* defined as

$$m = V \Big/ \frac{2}{\sqrt{3}} E , \ 0 \le m \le 1 ,$$

with reference to sector I ($0 \le \vartheta \le \pi/3$), the solution of (10) is given by

$$\begin{cases} k \leq \frac{1}{2m} \frac{1}{\cos(\pi/6 - \vartheta)} \\ k \geq 1 - \frac{1}{2m} \frac{1}{\cos(\pi/6 - \vartheta)}, \end{cases}$$
(11a)

introducing the following parameter

$$a = \frac{1 - m\cos(\pi/6 - \vartheta)}{2m\cos(\pi/6 - \vartheta)}$$

in (11a) yields

$$\frac{1}{2} - a \le k \le \frac{1}{2} + a$$
. (11b)

Similar considerations can be made for sectors II \div VI. Eq. 11a gives the possible values of *k* as a function of the modulation index *m* and the output voltage phase angle ϑ . It can be



Fig. 7. Limits of the power ratio k vs. the modulation index m.

noted that for any modulation index, the most stringent condition for k is given in the middle of the sector, i.e. for $\vartheta = \pi/6$. By applying this constrain, that corresponds to sinusoidal output voltages, the limit of the power ratio k is given from (11a) as a function of the modulation index only. Admissible values of the power ratio k are represented by the dashed area shown in Fig. 7. By analyzing this figure the following considerations can be done.

- If the maximum output voltage is required (m = 1), there are no means to regulate the power sharing between the dc sources. In this case only the value k = 0.5 is admissible and the two sources supply the same voltages, i.e., the same power;
- for $0.5 \le m \le 1$ the ratio k is limited as a function of m;
- for *m* < 0.5 the output voltage vector lies within the circle of radius *E*/√3. In this case, the output power can be supplied by the two inverters with any ratio. In particular, if *k* is set to 0, all the load power is supplied by inverter *L*, whereas if *k* is set to 1 all the load power is supplied by inverter *H*. This is a very important feature of this converter in case of fault, because it represents the possibility to supply the load by using one inverter only;
- for m < 0.5 the power ratio k could be greater than unity or lower than zero. It means that an amount of power could be transferred from one dc source to the other, and the inverter voltages v
 _H and v
 _L become in phase opposition, as shown by (5). This feature could be interesting when using rechargeable supplies, e.g. batteries, because it represents the possibility to transfer energy between the two sources.

V. DETERMINATION OF THE SWITCHING SEQUENCE

Once the limits for *k* has been defined, and the required inverter voltages \overline{v}_H and \overline{v}_L have been determined, the duty-cycles $\mu_H, \lambda_H, \gamma_H$ and $\mu_L, \lambda_L, \gamma_L$ can be calculated by (8) and (9). For achieving a correct multilevel operation, the three

TABLE I: SWITCHING SEQUENCE CORRESPONDING TO THREE-STEPS OPERATION FOR EACH INVERTER

	region ①			region @					region 3							
output	\overline{v}_A	\overline{v}_B	0	\overline{v}_A	\overline{v}_B	\overline{v}_C	\overline{v}_A	\overline{v}_B	\overline{v}_C	\overline{v}_A	\overline{v}_B	\overline{v}_B	\overline{v}_C	\overline{v}_A	\overline{v}_B	\overline{v}_C
vectors	\overline{v}_{α}	\overline{v}_{β}	0	\overline{v}_{α}	\overline{v}_{β}	\overline{v}_{α}	$\overline{v}_{\alpha} + \overline{v}_{\beta}$	\overline{v}_{β}	\overline{v}_{α}	$\overline{v}_{\alpha} + \overline{v}_{\beta}$	\overline{v}_{β}	$\overline{v}_{\alpha} + \overline{v}_{\beta}$	\overline{v}_{α}	$2\overline{v}_{\alpha}$	$\overline{v}_{\alpha} + \overline{v}_{\beta}$	\overline{v}_{α}
\overline{v}_H	$0 \overline{v}_{\alpha} \overline{v}$		\overline{v}_{β}	\overline{v}_{α}		0		\overline{v}_{β}		\overline{v}_{α}		\overline{v}_{β}	0			
<i>H</i> duty cycles		γ_H		μ_H	λ_H		μ_H	γ	H	λ_H			μ_H		λ_H	γ_H
\overline{v}_L	\overline{v}_{α}	\overline{v}_{β}		0		0	\overline{v}_{β}			\overline{v}_{α}	0	\overline{v}_{β}	0		\overline{v}_{α}	
L duty cycles	μ_L λ_L γ_L		$\epsilon \gamma_L$	$\epsilon \gamma_L$ λ_L		$\mu_L \qquad \gamma_L \Rightarrow$		λ_L	γ_L	μ_L						
	1			1												
sub-int.	μ"	λ"	γ	μ'	λ'	γ'	μ'	λ"	γ"	μ"	λ'	λ'	γ̈́	μ	λ"	γ"

output vectors $\bar{v}_A, \bar{v}_B, \bar{v}_C$, adjacent to the desired output voltage vector \bar{v} , must be generated by properly combining active vectors ($\bar{v}_{\alpha}, \bar{v}_{\beta}$) and null vector of the two inverters. For regions \mathbb{O} , \mathbb{Q} , and \mathbb{G} shown in Fig. 5, three different vector compositions are defined, according to the following equations

Region ① Region ② Region ③

$$\begin{cases} \overline{v}_{A} = \overline{v}_{\alpha} + 0 \\ \overline{v}_{B} = \overline{v}_{\beta} + 0 \\ \overline{v}_{C} = 0 + 0 \end{cases} \begin{cases} \overline{v}_{A} = \overline{v}_{\alpha} + \overline{v}_{\beta} \\ \overline{v}_{B} = \overline{v}_{\beta} + 0 \\ \overline{v}_{C} = \overline{v}_{\alpha} + 0 \end{cases} \begin{cases} \overline{v}_{A} = \overline{v}_{\alpha} + \overline{v}_{\alpha} \\ \overline{v}_{B} = \overline{v}_{\alpha} + \overline{v}_{\beta} \\ \overline{v}_{C} = \overline{v}_{\alpha} + 0 \end{cases}$$
(12)

On the basis of (12), the duty-cycles for the vectors $\bar{v}_{\alpha}, \bar{v}_{\beta}$ and 0 of inverters *H* and *L*, can be related to the duty-cycles μ, λ, γ of the output vectors $\bar{v}_A, \bar{v}_B, \bar{v}_C$ calculated in (4).

For a given output vector \overline{v} the two inverters H and Lmodulate with the same active vectors $\overline{v}_{\alpha}, \overline{v}_{\beta}$. It means that, at each interval of the switching period, the desired output vector can be obtained with interchangeable combinations of inverters vectors $\overline{v}_{\alpha}, \overline{v}_{\beta}, 0$. With reference to the three regions \mathbb{O} , \mathbb{O} , and \mathbb{O} shown in Fig. 5, the proposed switching sequence is represented in Tab. I. In this switching sequence for example, when the output vector \overline{v}_{α} must be applied, the application time of \overline{v}_{α} can be subdivided in two equal subintervals. In the first time interval, inverter H generates \overline{v}_{α} and inverter L generates 0. In the second time interval, inverter L generates \overline{v}_{α} and inverter H generates 0. The same procedures can be adopted for generating the output vectors \overline{v}_{β} and $\overline{v}_{\alpha} + \overline{v}_{\beta}$.

The duty cycles of the sub-intervals introduced in Tab. I can be determined for the three different regions on the basis of main duty-cycles μ, λ, γ and duty-cycles $\mu_H, \lambda_H, \gamma_H$, $\mu_L, \lambda_L, \gamma_L$ of the two inverters, as follows

	Region (1)	Region (2)	Region 3	
	$\int \mu' = \mu_H$	$\int \mu' + \gamma' = \mu_H$	$\int \mu$ is known	
	$\mu'' = \mu_L$	$\mu'' + \lambda' = \lambda_H$	-	
	$\lambda' = \lambda_H$	$\lambda'' + \gamma'' = \gamma_H$	$\lambda' = \lambda_L$	(12)
<	$\lambda'' = \lambda_L$	$\mu'' + \gamma'' = \mu_L$	$\lambda'' = \lambda_H$	(15)
	γ is known	$\mu' + \lambda'' = \lambda_L$	$\gamma' = \gamma_L$	
	l-	$\lambda' + \gamma' = \gamma_L$	$\gamma'' = \gamma_H$	

It can be noted that for regions \mathbb{O} and \mathbb{S} the sub-intervals are five, whereas for region \mathbb{O} the sub-intervals are six and the corresponding duty cycles can be determined by solving a system of six equations. Only five of these equations are linear independent. Then, the equation system (13) for region \mathbb{O} can be solved in parametric form, assuming γ' as parameter.

Introducing the condition that all intervals must be not negative, $\mu', \mu'', \lambda', \lambda'', \gamma', \gamma'' \ge 0$, the admissible range of parameter γ' is determined. By choosing a value for γ' inside this range, the values of the other sub-intervals duty cycles are determined by (14) as

$$\begin{cases} \mu' = \mu_H - \gamma' \\ \mu'' = \lambda_H - \gamma_L + \gamma' \\ \lambda' = \gamma_L - \gamma' \\ \lambda'' = \lambda_L - \mu_H + \gamma' \\ \gamma'' = \mu_L + \gamma_L - \lambda_H - \gamma' \end{cases}$$
(14)

In particular, by selecting a proper value for γ' , it is always possible to null one of the six sub-intervals duty cycles. In this way the six-step commutation sequence collapses in five steps, as it happens in regions \mathbb{O} and \mathbb{O} .

Once all the sub-intervals are determined, they can be grouped in the switching sequence shown in Table I. In this way, for each inverter, a traditional three-step commutation within the switching period is obtained, involving active and null vectors $\bar{\nu}_{\alpha}, \bar{\nu}_{\beta}, 0$.

VI. SIMULATION RESULTS

The double inverter configuration has been implemented in the Simulink environment of Matlab by using appropriate Sfunctions. The simulation results, based on the switching sequence shown in Tab.I are shown in Fig. 8.

Fig. 8(a) corresponds to the maximum sinusoidal output voltage for the multilevel converter, m = 1 ($v = 2/\sqrt{3} E$), and k = 1/2. In this case, the two inverters generate the same voltages, i.e., supply the same power. It can be noted that the output phase voltage is distributed on nine levels.

Fig. 8(b) shows the waveforms corresponding to a magnitude of the output voltage vector equal to the side of the inner hexagon, v = 2/3 E ($m = 1/\sqrt{3}$), and k = 2/3. In this case, the outer triangles (region ③) are not involved, and the output voltage is distributed on the lower seven levels only. Being k = 2/3, the voltage generated by inverter H are double with respect to voltage generated by inverter L.

Fig. 8(c) shows the waveforms corresponding to the half of the maximum sinusoidal output voltage, $v = 1/\sqrt{3} E$ (m = 1/2), and k = 1/3. In this case, the locus of the output voltage vector is the circle inscribed in the inner hexagon. Then, the output voltage is distributed on the lower five levels since only the triangles in region \bigcirc are involved. Being the power ratio k =1/3, the voltages and the power generated by inverter *H* are the half with respect to the ones generated by inverter *L*.

The effectiveness of the multilevel modulation is proved by observing that in all the cases shown in Fig. 8 the output voltage is always distributed in three levels within every switching period, corresponding to the three triangle vertices A, B, C of the vector diagram shown in Fig. 5(b).

VII. EXPERIMENTAL RESULTS

The multilevel inverter has been tested by both a reduced scale prototype (Fig. 9) and a full size power converter (Fig. 10), realized in the Labs of the Department of Electrical Engineering in Bologna.

For both converters the control algorithm is based on the switching sequence presented in Table I. The proposed modulation strategy has been implemented on a control board based on TMS320F2812[®] DSP, operating with a clock frequency of 150 MHz, exploiting both its two independent three-phase PWM generators. In this way, no additional control hardware (e.g., FPGA) is necessary beside the DSP for switch commutation management.



Fig. 8. Voltage waveforms for different values of *m* and *k*. From top to bottom: line-to-line voltage generated by inverter *H*; line-to-line voltage generated by inverter *L*; load phase voltage (output).

A. Reduced scale converter prototype

The reduced scale system has been realized by using two modular inverters IR-AMS10UP60B[®] which assemble both power and driver circuits. These components are rated for a dc bus voltage of 450V and a phase current of 10A RMS (25°C).



Fig. 9. Picture of the power stage of the reduced scale converter.

In Fig. 9 is shown a picture of the two power boards. Unfortunately the power and the control grounds are internally connected. Then, to make the required insulation between the two dc sources it has been necessary to introduce photocouplers.

The experimental results are shown in Figs. 11. Fig. 11(a) shows the square wave operation of the multilevel converter (twelve-step). Fig. 11(b) shows the PWM operations over 9 levels of the load phase voltage, corresponding to the simulation results represented in Fig. 6(a) with a required voltage vector outside the inner hexagon. For both figures, the phase voltage and current are shown in the upper and in the lower trace, respectively.

B. Full size power converter

The power stage of the full size multilevel converter is depicted in Fig. 10. The two 'two-level' inverters have the main data reported in Table II.



Fig. 10. Picture of the power stage of the full scale converter.

In order to verify the power balancing capability of the multilevel converter, the averaged line-to-line output voltages with reference to different power ratio k are investigated.

Fig. 12(a) shows the case of the same power delivered by each inverter (k = 1/2), i.e., line-to-line voltages with the same amplitudes and in phase opposition.

Fig. 12(b) shows the case of a power unbalance (k = 3/4), resulting in a corresponding line-to-line voltage unbalance. The instantaneous output phase voltage is shown in Figs. 13 and 14 with reference to a different modulation index *m*.

Fig. 13 is referred to the case of an output voltage vector rotating on a circle inside the inner hexagon. Note that the output phase voltage is distributed on the lower five levels only, since only the triangles in region ① are involved.

Fig. 14 shows both the voltage (upper trace) and the phase current (lower trace) referred to an output voltage vector rotating on a circle outside the inner hexagon. In this case all the nine voltage levels are involved. The resulting sinusoidal waveform of the phase current proves the effectiveness of the multilevel modulation algorithm.



Fig. 11. Reduced scale converter prototype: (a) Square wave operation (twelve-step); (b) PWM operations (over 9 levels).

Table II. CHARACTERISTICS OF THE POWER INVERTERS					
supply system	lead acid battery 80V, 500Ah				
rated dc voltage	$E = V_{dc} = 80 V$				
rated output current	$I_{S(RMS)} = 180 \text{ A}$				
maximum output current $(t = 60", t = 240")$	$I_{SM1(RMS)} = 600 \text{ A}$, $I_{SM2(RMS)} = 450 \text{ A}$				
technology	MOSFETs - parallel connected on an Insulated Metal Substrate (IMS)				

VIII. CONCLUSION

A multilevel converter topology consisting of two insulated dc supplies and a dual two-level inverter feeding three-phase open-end winding loads has been considered in this paper. This scheme has the advantages of both avoiding homopolar components and maximizing the output voltage without additional circuitry. The paper has been focused on the development of a modulation strategy able to regulate the power sharing between the dc sources. It has been shown that balanced power sharing between the two inverters is always achievable within the switching cycle with correct multilevel voltage generation. Switching table for each inverter has been proposed and the limits of the power sharing ratio as function of the modulation index have been determined. Simulation results and experimental tests confirm the effectiveness of the proposed switching strategy.

REFERENCES

- K. Gopakumar, V.T. Ranganathan, and S.R. Bhat, "Split-phase induction motor operation from PWM voltage source inverter," *IEEE Trans. on Industrial Application*, Vol. 29, No. 5, pp. 927-932, Sept./Oct. 1993.
- [2] Y. Zhao, T.A. Lipo, "Space Vector Control of Dual Three-Phase induction machine Using Vector Space Decomposition," *IEEE Trans. on Industry Application*, Vol. 31, No. 5, pp. 1100-1109, Sept/Opt. 1995.
- [3] R. Bojoi, A. Tenconi, F. Profumo, G. Griva, and D. Martinello, "Complete analysis and comparative study of digital modulation techniques for dual three-phase AC motor drives," *Proc. of IEEE PESC'02*, 2002, pp. 851–857.



Fig. 13. Output phase voltage (over 5 levels) and current.



(a) m=1/2, k = 1/2 (balanced); (b) m=1/2, k = 3/4 (unbalanced).

- [4] M.B.R. Correa, C.B. Jacobina , C.R. da Silva, A.M.N. Lima, E.R.C. da Silva, "Vector Modulation for Six-Phase Voltage Source Inverters," *Proc. of EPE'03 Conference*, Sept 2-5, 2003, Toulouse France.
- [5] G. Grandi, G. Serra, A. Tani: "Space Vector Modulation of a Seven-Phase Voltage Source Inverter", Proc. of International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), Taormina (IT), 23-26 May, 2006
- [6] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," *IEEE Trans. on Industrial Applications*, vol. 17, pp. 518–523, Sept./Oct. 1981.
- [7] J. Rodríguez, J.S. Lai, F. Zheng Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications," *IEEE Trans. on Industry Electronics*, Vol. 49, No.4, pp.724-738, Aug. 2002.
- [8] H. Stemmler, P. Guggenbach, "Configuration of high power voltage source power inverters drives," *Proc. of EPE'93 Conference*, Brighton (UK), Sept. 13-19 1993, pp. 7-14.
- [9] E.G. Shivakumar, K. Gopakumar, and V.T. Ranganathan, "Space vector PWM control of dual inverter fed open-end winding induction motor drive," *EPE Journal*, vol. 12, no. 1, pp. 9–18, Feb. 2002.
- [10] M.R. Baiju, K. K. Mohapatra, R. S. Kanchan, K. Gopakumar, "A Dual Two-Level Inverter Scheme With Common Mode Voltage Elimination for an Induction Motor Drive," *IEEE Trans. on Power Electronics*, Vol. 19, No.3, pp.794-805, May 2004.



Fig. 14. Output phase voltage (over 9 levels) and current.